summaryrefslogtreecommitdiffstats
path: root/sys/amd64
diff options
context:
space:
mode:
authordavidxu <davidxu@FreeBSD.org>2006-06-19 22:59:28 +0000
committerdavidxu <davidxu@FreeBSD.org>2006-06-19 22:59:28 +0000
commitca1f6eb7377e481848c55c2fec8a2a6f113eb6a9 (patch)
treec78bd8c207dd5adbee7e96d1aaf2ee17813aa95c /sys/amd64
parent01169f1b552b7e4e1a030d3ba27674cfbdbff346 (diff)
downloadFreeBSD-src-ca1f6eb7377e481848c55c2fec8a2a6f113eb6a9.zip
FreeBSD-src-ca1f6eb7377e481848c55c2fec8a2a6f113eb6a9.tar.gz
Add variable cpu_mxcsr_mask to save valid bits of mxcsr register.
Diffstat (limited to 'sys/amd64')
-rw-r--r--sys/amd64/amd64/initcpu.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/sys/amd64/amd64/initcpu.c b/sys/amd64/amd64/initcpu.c
index 0e3ccb6..e6e94d6 100644
--- a/sys/amd64/amd64/initcpu.c
+++ b/sys/amd64/amd64/initcpu.c
@@ -60,6 +60,7 @@ u_int cpu_procinfo; /* HyperThreading Info / Brand Index / CLFUSH */
u_int cpu_procinfo2; /* Multicore info */
char cpu_vendor[20]; /* CPU Origin code */
u_int cpu_fxsr; /* SSE enabled */
+u_int cpu_mxcsr_mask; /* Valid bits in mxcsr */
/*
* Initialize CPU control registers
OpenPOWER on IntegriCloud