summaryrefslogtreecommitdiffstats
path: root/sys/amd64/include/specialreg.h
diff options
context:
space:
mode:
authorpeter <peter@FreeBSD.org>1999-09-10 15:51:44 +0000
committerpeter <peter@FreeBSD.org>1999-09-10 15:51:44 +0000
commit9686d60c61d3b4ff087f0fc75a06c06d131581df (patch)
tree7f09ac9e8976e1890490e01f8492aa0896d89ecb /sys/amd64/include/specialreg.h
parentc45b612ff14b4c21b5b300af2047dd41933948f6 (diff)
downloadFreeBSD-src-9686d60c61d3b4ff087f0fc75a06c06d131581df.zip
FreeBSD-src-9686d60c61d3b4ff087f0fc75a06c06d131581df.tar.gz
Add the CR4 values for P3 SIMD enabling support. FXSR tells the cpu that
the OS does FXSAVE/FXRESTOR instructions (fast FPU save/restore) during context switching and also enables SIMD since this enables saving the extra CPU context that isn't saved with normal FPU regs. The other enables the SIMD instructions to use exception 16 (FPU) error reporting. Note, this doesn't turn on SIMD, just defines the bits.
Diffstat (limited to 'sys/amd64/include/specialreg.h')
-rw-r--r--sys/amd64/include/specialreg.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/sys/amd64/include/specialreg.h b/sys/amd64/include/specialreg.h
index d95f933..937cab0 100644
--- a/sys/amd64/include/specialreg.h
+++ b/sys/amd64/include/specialreg.h
@@ -71,6 +71,8 @@
#define CR4_MCE 0x00000040 /* Machine check enable */
#define CR4_PGE 0x00000080 /* Page global enable */
#define CR4_PCE 0x00000100 /* Performance monitoring counter enable */
+#define CR4_FXSR 0x00000200 /* Fast FPU save/restore used by OS */
+#define CR4_XMM 0x00000400 /* enable SIMD/MMX2 to use except 16 */
/*
* CPUID instruction features register
OpenPOWER on IntegriCloud