summaryrefslogtreecommitdiffstats
path: root/share/man/man4/xl.4
diff options
context:
space:
mode:
authorrnordier <rnordier@FreeBSD.org>1998-12-05 09:36:15 +0000
committerrnordier <rnordier@FreeBSD.org>1998-12-05 09:36:15 +0000
commitdd65c36c59167d37de040e4dface0db0e9ba70cf (patch)
treea56530ad93ccad5565a95c52f1a4f48f5e6df06b /share/man/man4/xl.4
parent4fead2dbd7022454378c7db1d12d30c354d174ea (diff)
downloadFreeBSD-src-dd65c36c59167d37de040e4dface0db0e9ba70cf.zip
FreeBSD-src-dd65c36c59167d37de040e4dface0db0e9ba70cf.tar.gz
Fix typos (dexktop, ot)
Diffstat (limited to 'share/man/man4/xl.4')
-rw-r--r--share/man/man4/xl.46
1 files changed, 3 insertions, 3 deletions
diff --git a/share/man/man4/xl.4 b/share/man/man4/xl.4
index c4ac026..cb2ca67 100644
--- a/share/man/man4/xl.4
+++ b/share/man/man4/xl.4
@@ -28,7 +28,7 @@
.\" ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
.\" THE POSSIBILITY OF SUCH DAMAGE.
.\"
-.\" $Id: xl.4,v 1.1 1998/08/16 17:19:58 wpaul Exp $
+.\" $Id: xl.4,v 1.2 1998/12/05 09:31:25 rnordier Exp $
.\"
.Dd August 16, 1998
.Dt XL 4 i386
@@ -47,7 +47,7 @@ controllers based on the 3Com "boomerang" and "cyclone" bus-master
Etherlink XL chips. This includes the 3c900-TP, 3c900-COMBO, 3c905-TX,
3c905-T4, 3c905B-TP, 3c905B-T4 and 3c905B-TX, and embedded 3c905-TX
and 3c905B-TX ethernet hardware in certain Dell Optiplex and Dell
-Precision dexktop machines, and certain Dell Latitude laptop docking
+Precision desktop machines, and certain Dell Latitude laptop docking
stations.
.Pp
The Etherlink XL chips support built-in 10baseT, 10base2 and 10base5
@@ -124,7 +124,7 @@ The driver failed to allocate an mbuf for the receiver ring.
The driver failed to allocate an mbuf for the transmitter ring when
allocating a pad buffer or collapsing an mbuf chain into a cluster.
.It "xl%d: command never completed!"
-Some commands issued ot the 3c90x ASIC take time to complete: the
+Some commands issued to the 3c90x ASIC take time to complete: the
driver is supposed to wait until the 'command in progress' bit in
the status register clears before continuing. In rare instances, this
bit may not clear. To avoid getting caught in an infinite wait loop,
OpenPOWER on IntegriCloud