summaryrefslogtreecommitdiffstats
path: root/lib/libc/stdlib
diff options
context:
space:
mode:
authoralc <alc@FreeBSD.org>2010-03-21 00:13:11 +0000
committeralc <alc@FreeBSD.org>2010-03-21 00:13:11 +0000
commit981be7060a50fc3283304bf2c4ab88ee9e679f6e (patch)
tree1360a983c6502688b8cc951729675937b04b1bb3 /lib/libc/stdlib
parent2ee5d540fc032220b0c49219efe13687e3cd7c14 (diff)
downloadFreeBSD-src-981be7060a50fc3283304bf2c4ab88ee9e679f6e.zip
FreeBSD-src-981be7060a50fc3283304bf2c4ab88ee9e679f6e.tar.gz
I am told by AMD that the machine check hardware on the instruction TLB
won't generate bogus exceptions. Therefore, the implementation of the "unofficial" workaround needn't mask L1TP errors by the instruction cache unit.
Diffstat (limited to 'lib/libc/stdlib')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud