diff options
| author | hselasky <hselasky@FreeBSD.org> | 2013-05-27 06:32:07 +0000 |
|---|---|---|
| committer | hselasky <hselasky@FreeBSD.org> | 2013-05-27 06:32:07 +0000 |
| commit | e97a0dc9656bc3f5214866731094513064e59725 (patch) | |
| tree | 3b01e56476f35235925f4890cf33cc5ba129592c /lib/libc/regex/regcomp.c | |
| parent | 2ed2ec066062b8067971d284fd1a77af06937b49 (diff) | |
| download | FreeBSD-src-e97a0dc9656bc3f5214866731094513064e59725.zip FreeBSD-src-e97a0dc9656bc3f5214866731094513064e59725.tar.gz | |
Workaround for for a problem seen with ATI Technologies EHCI
controller hardware most likely present on UHCI chipsets aswell. The
bug manifests itself when issuing isochronous transfers and bulk
transfers towards the same device simultaneously. From time to time it
happens that either the completion IRQ was missing or that the
completion IRQ was happening before the ITD/SITD was completely
written back to memory. The workaround assumes that double buffered
isochronous transfers are used, and that a second interrupt is
generated at the beginning of the next isochronous transfer to
complete the previous one. Possibly skipping the interrupt at the last
isochronous frame is possible, but will then break single buffered
isochronous transfers. For now we can live with some extra interrupts.
MFC after: 1 week
Diffstat (limited to 'lib/libc/regex/regcomp.c')
0 files changed, 0 insertions, 0 deletions
