summaryrefslogtreecommitdiffstats
path: root/cddl
diff options
context:
space:
mode:
authorian <ian@FreeBSD.org>2015-10-18 18:26:19 +0000
committerian <ian@FreeBSD.org>2015-10-18 18:26:19 +0000
commit8a5f64069af62a6675dc9ba61325d2a112ad869c (patch)
tree9d37d8568c7526eb1b62ec1eeae4588221837a89 /cddl
parent93afe7bdc606349a681a0e5518afa7640d4ee4d6 (diff)
downloadFreeBSD-src-8a5f64069af62a6675dc9ba61325d2a112ad869c.zip
FreeBSD-src-8a5f64069af62a6675dc9ba61325d2a112ad869c.tar.gz
Import ARM_INTRNG, the "next generation" interrupt architecture for arm
and armv6 architecures. The primary enhancement over the old design is support for hierarchical interrupt controllers (such as a gpio driver which can receive interrupts from a root PIC and act as a PIC itself for clients interested in handling a change of gpio pin state as an interrupt). The new code also provides an infrastructure for mapping interrupts described in metadata in the form of a "controller reference plus interrupt number" tuple into the simple "0-n" flat numeric space understood by rman and the bus resource mechanisms. Use of the new code is enabled by setting the ARM_INTRNG option, and by making a few simple changes to the platform's support code. In addition each existing PIC driver needs changes to be ready for INTRNG; this commit contains the changes for the arm/gic driver, which most armv6 SoCs use, but it does not enable the new code yet on any platform. This project has been many years in the making, starting as a GSoC project by Jakub Klama (jceel@) in 2012. That didn't get committed right away and the source base evolved out from under it to some degree. In 2014 I rebased the diffs to then -current and did some enhancements in the area of mapping interrupt numbers and storing associated fdt data, then the project went cold again for a while. Eventually Svata Kraus took that work in progress and did another big round of work on it, removing most of the remaining rough edges. Finally I took that and made one more pass through it, mostly disabling the "INTR_SOLO" feature for now, pending further design discussions on how to most efficiently dispatch a pending interrupt through more than one layer of PIC. The current code with the INTR_SOLO feature disabled uses approximate 100 extra cpu cycles for each cascaded PIC the interrupt has to be passed to, so what's left to do is about efficiency, not correct operation. Differential Revision: https://reviews.freebsd.org/D2047
Diffstat (limited to 'cddl')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud